PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:
H01P 1/18

(11) International Publication Number: WO 00/28613

(43) International Publication Date: 18 May 2000 (18.05.00)

(21) International Application Number: PCT/US99/26113

(22) International Filing Date: 4 November 1999 (04.11.99)

(30) Priority Data: 60/107,684 9 November 1998 (09.11.98) US


- (71) Applicant: PARATEK MICROWAVE, INC. [US/US]; 6935-N Oakland Mills Road, Columbia, MD 21045 (US).
- (72) Inventors: SENGUPTA, Louise, C.; 12 New Haven Boulevard, Warwick, MD 21912 (US). STOWELL, Steven, C; 9525 Wandering Way, Columbia, MD 21045 (US). ZHU, Yongfei; Suite 6, 5275 Rivendell Lane, Columbia, MD 21044 (US). SENGUPTA, Somnath; 12 New Haven Boulevard, Warwick, MD 21912 (US).
- (74) Agent: LENART, Robert, P.; Eckert Seamans Cherin & Mellott, LLC, 44th floor, 600 Grant Street, Pittsburgh, PA 15219 (US).

(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: FERROELECTRIC VARACTOR WITH BUILT-IN DC BLOCKS



(57) Abstract

A voltage tunable dielectric varactor includes a tunable ferroelectric layer and first and second non-tunable dielectric layers. First and second electrodes positioned adjacent to the tunable ferroelectric layer form a tunable capacitor. A third electrode is positioned adjacent to the first non-tunable dielectric layer such that the third and first electrodes and the first non-tunable dielectric layer form a first blocking capacitor. A fourth electrode is positioned adjacent to the second non-tunable dielectric layer such that the fourth and second electrodes and the second non-tunable dielectric layer form a second blocking capacitor.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
АT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AÜ	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	T.J	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	[L	Israel	MR	Mauritania	UG	
BY	Belarus	IS	Iceland	MW	Malawi	US	Uganda
CA	Canada	IT	Italy	MX	Mexico	UZ	United States of America Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KĒ	Kenya	NL	Netherlands	YU	
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Yugoslavia Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand	ZVV	Zimbabwe
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba `	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

WO 00/28613 PCT/US99/26113

FERROELECTRIC VARACTOR WITH BUILT-IN DC BLOCKS

CROSS REFERENCE TO RELATED PATENT APPLICATION

This application claims the benefit of United States Provisional Patent Application No. 60/107,684, filed November 9, 1998.

FIELD OF INVENTION

The present invention relates generally to voltage tunable varactors with associated DC blocking capacitors.

BACKGROUND OF INVENTION

Varactors are voltage tunable capacitors in which the capacitance is dependent on a voltage applied thereto. This property can find applications in electrically tuning radio frequency (RF) circuits, such as filters, phase shifters, and so on. The most commonly used varactor is semiconductor diode varactor, which has the advantages of high tunability and low tuning voltage, but suffers low Q, low power handling capability, and limited capacitance range. A new type of varactor is a ferroelectric varactor in which the capacitance is tuned by varying the dielectric constant of a ferroelectric material by changing the bias voltage. Ferroelectric varactors have high Q, high power handling capacity, and high capacitance range.

One ferroelectric varactor is disclosed in United States Patent No. 5,640,042 entitled "Thin Film Ferroelectric Varactor" by Thomas E. Koscica et al. That patent discloses a planar ferroelectric varactor, which includes a carrier substrate layer, a high temperature superconducting metallic layer deposited on the substrate, a lattice matching, a thin film ferroelectric layer deposited on the metallic layer, and a plurality of metallic conductors disposed on the ferroelectric layer and in contact with radio frequency (RF) transmission lines in tuning devices. Another tunable capacitor using a ferroelectric element in combination with a superconducting element is

5

10

15

10

15

20

25

30

disclosed in United States Patent No. 5,721,194. Tunable varactors that utilizes a ferroelectric layer, and various devices that include such varactors are also disclosed in United States Patent Application Serial No. _______, entitled "Voltage Tunable Varactors And Tunable Devices Including Such Varactors", filed October 15, 1999, and assigned to the same assignee as the present invention.

When using such varactors in various devices, it is necessary to insert DC blocking capacitors in the RF transmission line to isolate the DC bias voltage from the other parts of RF system. These DC blocks on the transmission line may result in additional insertion loss to the RF system, and inconvenience in the design and construction of an RF system.

There is a need for varactors with reduced DC block insertion loss, but with high tunability, for use in the VHF, UHF, microwave and other tunable circuits, such as filters, phase shifters, voltage controlled oscillators and so on.

SUMMARY OF INVENTION

A voltage tunable dielectric varactor assembly constructed in accordance with this invention includes a tunable ferroelectric layer and first and second non-tunable dielectric layers. First and second electrodes positioned adjacent to the tunable ferroelectric layer form a tunable capacitor. The first and second electrodes are also positioned adjacent to the first and second non-tunable layers, respectively. A third electrode is positioned adjacent to the first non-tunable dielectric layer such that the third and first electrodes and the first non-tunable dielectric layer form a first blocking capacitor. A fourth electrode is positioned adjacent to the second non-tunable dielectric layer such that the fourth and second electrodes and the second non-tunable dielectric layer form a second blocking capacitor.

In one embodiment, the voltage tunable dielectric varactor includes a substrate having a generally planar surface and a tunable ferroelectric layer positioned on the generally planar surface of the substrate. First and second electrodes are positioned on a surface of the tunable ferroelectric layer opposite the generally planar surface of the substrate, with the first and second electrodes being separated to form a first gap. First and second non-tunable dielectric layers are also positioned on the generally planar surface of the substrate. A third electrode is positioned on the

مزن

5

10

15

20

surface of the first non-tunable dielectric layer opposite the generally planar surface of the substrate such that the third and first electrodes form a second gap. A fourth electrode is positioned on the surface of the second non-tunable dielectric layer opposite the generally planar surface of the substrate such that the fourth and second electrodes form a third gap.

In another embodiment, the voltage tunable dielectric varactor includes a tunable ferroelectric layer and first and second non-tunable dielectric layers. The tunable layer is positioned between first and second electrodes to form a tunable capacitor. The first non-tunable layer is positioned between the first electrode and a third electrode to form a first blocking capacitor. The second non-tunable layer is positioned between the second electrode and a fourth electrode to form a second blocking capacitor.

Ferroelectric varactor assemblies of the present invention can be used to produce a phase shift in various microwave devices, and in other devices such as tunable filters.

BRIEF DESCRIPTION OF THE DRAWINGS

A full understanding of the invention can be gained from the following description of the preferred embodiments when read in conjunction with the accompanying drawings in which:

- FIG. 1 is a top view of a planar varactor assembly with built-in DC blocking capacitors constructed in accordance with the invention;
 - FIG. 2 is a cross sectional view of the varactor assembly of FIG. 1, taken along line 2-2;
- FIG. 3 is an equivalent circuit of the varactor with built-in DC block capacitors of FIGs. 1 and 2;
 - FIG. 4 is a graph of the tunability versus capacitance ratio for a varactor assembly constructed in accordance with the invention
 - FIG. 5 is a top view of a varactor assembly with built-in DC blocking capacitors constructed in accordance with another embodiment of the invention;
- FIG. 6 is a cross sectional view of the varactor assembly of FIG. 5, taken along line 6-6;

10

15

20

25

30

4

FIG. 7 is a top view of a varactor assembly with built-in DC blocking capacitors constructed in accordance with another embodiment of the invention; and FIG. 8 is a cross sectional view of the varactor assembly of FIG. 7, taken along line 8-8.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to the drawings, FIGs. 1 and 2 are top and cross sectional views of a varactor assembly 10 constructed in accordance with this invention. The varactor assembly 10 includes a substrate 12 having a generally planar top surface 14. A tunable ferroelectric layer 16 is positioned adjacent to the top surface of the substrate. Metal electrodes 18 and 20 are positioned on top of the ferroelectric layer. The electrodes 18 and 20 are shaped to have projections 22 and 24. The ends of these projections form a gap 26 on the surface of the tunable ferroelectric layer. The combination of electrodes 18 and 20, and tunable ferroelectric layer 16 form a tunable capacitor 54. The capacitance of the tunable capacitor can be changed by applying a bias voltage to the electrodes 18 and 20.

In the preferred embodiment, the substrate 12 is comprised of a material having a relatively low permittivity such as MgO, Alumina, LaAlO₃, Sapphire, or a ceramic. For the purposes of this invention, a low permittivity is a permittivity of less than about 30. In the preferred embodiment, the tunable ferroelectric layer 16 is comprised of a material having a permittivity in a range from about 20 to about 2000, and having a tunability in the range from about 10% to about 80% at a bias voltage of about 10 V/µm. The tunable ferroelectric layer can be comprised of Barium-Strontium Titanate, Ba_xSr_{1-x}TiO₃ (BSTO), where x can range from zero to one, or BSTO-composite ceramics. Examples of such BSTO composites include, but are not limited to: BSTO-MgO, BSTO-MgAl₂O₄, BSTO-CaTiO₃, BSTO-MgTiO₃, BSTO-MgSrZrTiO₆, and combinations thereof. The dielectric film of the ferroelectric capacitor may be deposited by screen printer, laser ablation, metalorganic solution deposition, sputtering, or chemical vapor deposition techniques. The tunable layer in one preferred embodiment has a dielectric permittivity greater than 100 when subjected to typical DC bias voltages, for example, voltages ranging from about 5 volts to about 300 volts. The gap width must be optimized to increase ratio of the maximum capacitance C_{max} to the minimum capacitance C_{min} (C_{max}/C_{min}) and

10

15

20

25

increase the quality facto (Q) of the device. The width of this gap has the most influence on the varactor parameters. The optimal width, g, will be determined by the width at which the device has maximum C_{max}/C_{min} and minimal loss tangent.

A controllable voltage source 28 is connected by lines 30 and 32 to electrodes 18 and 20. This voltage source is used to supply a DC bias voltage to the ferroelectric layer, thereby controlling the permittivity of the layer. The varactor assembly further includes first and second non-tunable dielectric layers 34 and 36 positioned adjacent to the generally planar surface of the substrate 12 and on opposite sides of the tunable ferroelectric layer 16. Electrode 18 extends over a portion of the top surface of non-tunable material 34. Electrode 38 is positioned adjacent a top surface of non-tunable layer 34 such that a gap 40 is formed between electrodes 18 and 34. The combination of electrodes 18 and 34 and non-tunable layer 34 forms a first DC blocking capacitor 42. The varactor assembly also includes an RF input 30 and an RF output 32.

Electrode 44 is positioned adjacent a top surface of non-tunable layer 36 such that a gap 46 is formed between electrodes 20 and 44. The combination of electrodes 20 and 44 and non-tunable layer 36 forms a second DC blocking capacitor 48. The dielectric films of the DC blocking capacitors may be deposited by screen printer, laser ablation, metal-organic solution deposition, sputtering, or chemical vapor deposition techniques.

An RF input 50 is connected to electrode 38. An RF output 52 is connected to electrode 44. The RF input and output are connected to electrodes 38 and 44, respectively, by soldered or bonded connections. The non-tunable dielectric layers 34 and 36, in the DC blocking capacitors 42 and 48, are comprised of a high dielectric constant material, such as BSTO composite. The DC blocking capacitors 42 and 48 are electrically connected in series with the tunable capacitor 54 to isolate the DC bias from the outside of the varactor assembly 10. To increase the capacitance of the two DC blocking capacitors 42 and 48 the electrodes have an interdigital arrangement as shown in FIG. 1.

In the preferred embodiments, the varactors may use gap widths of 5- $50 \mu m$. The thickness of the ferroelectric layer ranges from about 0.1 μm to about 20 μm . A sealant can be inserted into the gaps to increase breakdown voltage. The

sealant can be any non-conducting material with a high dielectric breakdown strength to allow the application of high voltage without arcing across the gap, for example, epoxy or polyurethane.

The equivalent circuit of the varactor assemblies of this invention is shown in FIG. 3. The circuit is comprised of a tunable capacitor C_1 connected in series to two non-tunable DC block capacitors C_2 have equal capacitance in this example. Therefore, the resultant capacitor C_t of the varactor assembly is expressed as

$$\frac{1}{C_1} = \frac{1}{C_1} + \frac{2}{C_2} \tag{1}$$

or,

5

$$\frac{C_t}{C_1} = \frac{1}{1 + \frac{2C_1}{C_2}} \tag{2}$$

Here C_1 is the capacitance of tunable capacitor, and C_2 is the capacitance of DC block capacitors. In the case of:

$$C_1 \ll C_2 \tag{3}$$

Equation (2) gives:

$$C_i \approx C_1 \tag{4}$$

the tunability of resultant capacitor is related to that of the capacitor C_1 . The tunability, t, of material can be defined as

$$t = \frac{1}{\varepsilon_r} \frac{d\varepsilon_r}{dE} \tag{5}$$

where ε_r is the dielectric constant of the material, and E is strength of applied field. In the case of a capacitor where tunable material is used, often the capacitance C of the capacitor varies linearly with the dielectric constant, that is:

$$C = a\varepsilon, (6)$$

where a is a capacitor parameter constant related to the geometrical structure, such as area, thickness and so on. The tunability can then be expressed as:

25
$$t = \frac{1}{\varepsilon_r} \frac{d\varepsilon_r}{dE} = \frac{1}{C} \frac{dC}{dE}$$
 (7)

If C_1 is a tunable capacitor with tunability t_1 and C_2 is a non-tunable capacitor, the resultant tunability t_1 of the varactor assembly can be obtained from Equation (1) and Equation (7)

$$\frac{t_i}{C_i} = \frac{t_1}{C_1} \tag{8}$$

5 Using Equation (2), Equation (8) can be rewritten so that:

$$\frac{t_{i}}{t_{1}} = \frac{C_{i}}{C_{1}} = \frac{1}{1 + \frac{2C_{1}}{C_{2}}}$$
(9)

here t_l is the resultant tunability of the varactor assembly. Equation (1) shows that:

$$C_{\cdot} < C_{\cdot} \tag{10}$$

since both C_1 and C_2 are both positive numbers. Therefore, from Equation (9),

$$10 t_t < t_1 (11)$$

If the condition of Equation (3) is applied ($C_1 \ll C_2$),

$$t_{t} \approx t_{1} \tag{12}$$

FIG. 4 shows the relationship of Equation (9) graphically. For example, it can be seen that at:

15
$$\frac{C_2}{C_1} = 20$$
, we have $\frac{t_1}{t_1} = \frac{C_1}{C_1} = 0.91$.

and at
$$\frac{C_2}{C_1} = 40$$
, we have $\frac{t_i}{t_1} = \frac{C_i}{C_1} = 0.95$.

Therefore, if $C_2 \gg C_1$, the resultant capacitance C_t and tunability t_t are mostly determined by the tunable capacitor C_1 . Very little additional insertion loss is incurred through the integration of the DC blocking capacitors in the present invention, since the capacitance of the DC blocking capacitors is much higher than the capacitance of the varactor portion of the assembly. The insertion loss of the varactor assembly of the present invention results primarily from the tunable ferroelectric capacitor and its connections, since the capacitance of the tunable ferroelectric capacitor is much smaller than that of DC blocking capacitors.

FIGs. 5 and 6 are top and cross sectional views of a varactor assembly 56 with planar capacitor structure. In FIGs. 5 and 6, a capacitor 58 is a tunable

20

10

15

20

25

30

parallel-plate capacitor with DC bias metallic layer electrodes 60 and 62, which have bias terminations 64 and 66, respectively. The tunable material 68 in the capacitor 58 may be BSTO-based or related materials in the styles of bulk, tape, or thin film. DC block capacitors 70 and 72 are parallel-plate capacitors, which are connected in series to the tunable capacitor 58, respectively. The dielectric material 74 and 76 used in capacitors 70 and 72 is non-tunable material with high dielectric constant in the styles of bulk, tape or film. The capacitance of the DC blocking capacitors 70 and 72 should be at least 20 times higher than that of the tunable capacitor 58 by properly selection of dielectric constant of the dielectric material and the thickness of the dielectric layers. Electrodes 78 and 80 of the varactor assembly 56 are connected to a radio frequency (RF) signal though terminals 82 and 84. In order to satisfy the condition of $C_2 \gg C_1$ in Equation (3), higher dielectric constant and thinner non-tunable layers 74 and 76, compared to the tunable layer 68, are chosen for the DC blocking capacitors 70 and 72 to increase the capacitance.

FIGs. 7 and 8 show a third embodiment of a varactor assembly 86 constructed in accordance with the present invention. The structure of varactor assembly 86 is similar to that of varactor assembly 56. However, multilayer capacitors are used as the DC blocking capacitors in varactor assembly 86 to replace the single layer DC blocking capacitors in varactor assembly 56 to increase the capacitance. The dielectric materials in this structure may be tape, thin or thick films. In FIGs. 7 and 8, a capacitor 88 is a tunable capacitor with DC bias metallic layer electrodes 90 and 92, which have bias terminations 94 and 96, respectively. The tunable material 98 in the capacitor 88 may be BSTO- based or related materials. The multilayer DC blocking capacitors 100 and 102 are connected in series to the tunable capacitor 88, respectively. The dielectric material used in capacitors 100 and 102 is non-tunable material with a high dielectric constant. With this embodiment, he capacitance of the DC blocking capacitor 100 and 102 should be at least 40 times higher than that of the tunable capacitor 88 by proper selection of the dielectric material, the thickness of the dielectric layer, and the number of dielectric layers. Electrodes 104 and 106 of the varactor assembly 86 are connected to the RF transmission lines through the electrode terminations 108 and 110.

WO 00/28613 PCT/US99/26113

9

A ferroelectric varactor assembly with built-in DC block(s) has been described, in which low loss and high tunability materials are used. The built-in DC blocking capacitors make the varactor much easier to use in RF circuits, and eliminate the insertion loss caused by conventional DC blocking capacitors when conventional varactor is used. The low loss and high tunability materials may be Barium-strontium titanate, Ba_XSr_{1-x}TiO₃ (BSTO), where x is less than 1, or BSTO-based composites. These high quality materials may significantly improve the varactor performance of the present invention. The ferroelectric varactor may be made of bulk, thin film, or thick film ferroelectric materials.

Accordingly, the present invention, by utilizing built-in DC blocking capacitors and high quality tunable ferroelectric materials, provides a high performance of ferroelectric varactor assembly, elimination of conventional DC block insertion loss, and significant convenience for RF circuit design and processing. This invention has many practical applications and many other modifications of the disclosed devices may be obvious to those skilled in the art without departing from the spirit and scope of this invention as defined by the following claims.

ಷ

5

10

What is claimed is:

1. A voltage tunable dielectric varactor assembly comprising: a tunable ferroelectric layer;

first and second electrodes positioned adjacent to the tunable ferroelectric layer forming a tunable capacitor;

a first non-tunable dielectric layer positioned adjacent to the first electrode;

a third electrode positioned adjacent to the first non-tunable dielectric layer, said third and first electrodes and said first non-tunable dielectric layer forming a first blocking capacitor;

a second non-tunable dielectric layer positioned adjacent to the second electrode; and

- a fourth electrode positioned adjacent to the second non-tunable dielectric layer, said fourth and second electrodes and said second non-tunable dielectric layer forming a second blocking capacitor.
- 2. A voltage tunable dielectric varactor assembly as recited in claim 1, wherein the capacitance between said first and second electrodes is less that the capacitance between said first and third electrodes by a factor of at least about 20.
- 3. A voltage tunable dielectric varactor assembly as recited in claim 1, wherein the tunable ferroelectric layer has a permittivity in a range from about 20 to about 2000, and a tunability in a range from about 10% to about 80% at a bias voltage of about 10 V/μm.
 - 4. A voltage tunable dielectric varactor assembly as recited in claim 1, further comprising a substrate for supporting said tunable ferroelectric layer and said first and second non-tunable dielectric layers.

25

10

٠,

10

15

20

25

30

11

- 5. A voltage tunable dielectric varactor assembly as recited in claim 4, wherein the substrate comprises one of the group of: MgO, Alumina, LaAlO₃, sapphire, and a ceramic.
- 6. A voltage tunable dielectric varactor assembly as recited in claim 1, wherein the tunable ferroelectric layer comprises one of:
 - a tunable ferroelectric thick film;
 - a tunable ferroelectric bulk ceramic; and
 - a tunable ferroelectric thin film.
 - A voltage tunable dielectric varactor assembly comprising:
 - a substrate having a generally planar surface;

a tunable ferroelectric layer positioned on the generally planar surface of the substrate;

first and second electrodes positioned on a surface of the tunable ferroelectric layer opposite the generally planar surface of the substrate, said first and second electrodes being separated to form a gap therebetween;

first and second non-tunable dielectric layers positioned on the generally planar surface of the substrate, wherein a portion of the first non-tunable dielectric layer is positioned adjacent to the first electrode, and wherein a portion of the second non-tunable dielectric layer is positioned adjacent to the second electrode;

a third electrode positioned on a surface of the first non-tunable dielectric layer opposite the generally planar surface of the substrate, said third and first electrodes being separated to form a second gap therebetween; and

a fourth electrode positioned on a surface of the second non-tunable dielectric layer opposite the generally planar surface of the substrate, said fourth and second electrodes being separated to form a third gap therebetween.

- 8. A voltage tunable dielectric varactor assembly as recited in claim 7, wherein the capacitance between said first and second electrodes is less that the capacitance between said first and third electrodes by a factor of at least about 20.
- 9. A voltage tunable dielectric varactor assembly as recited in claim 7, wherein said second and third gaps are interdigital gaps.
- 10. A voltage tunable dielectric varactor assembly as recited in claim 7, wherein the tunable ferroelectric layer has a permittivity in a range from

10

15

20

25

30

about 20 to about 2000, and a tunability in a range from about 10% to about 80% at a bias voltage of about 10 V/μm.

- A voltage tunable dielectric varactor assembly as recited in 11. claim 7, wherein the substrate comprises one of the group of: MgO, Alumina, LaAlO₃, sapphire, and a ceramic.
- A voltage tunable dielectric varactor assembly as recited in 12. claim 7, wherein the tunable ferroelectric layer comprises one of:
 - a tunable ferroelectric thick film;
 - a tunable ferroelectric bulk ceramic; and
 - a tunable ferroelectric thin film.
- A voltage tunable dielectric varactor assembly as recited in claim 7, wherein the tunable ferroelectric includes an RF input and an RF output for 13. passing an RF signal through the tunable ferroelectric layer in a first direction, and wherein the first gap extends in a second direction substantially perpendicular to the first direction.
 - A voltage tunable dielectric varactor assembly comprising: 14. a tunable ferroelectric layer;

first and second electrodes positioned on opposite sides of the tunable ferroelectric layer;

first and second non-tunable dielectric layers, wherein the first nontunable layer is positioned adjacent to the first electrode and wherein the second nontunable layer is positioned adjacent to the second electrode;

a third electrode positioned adjacent to a surface of the first nontunable dielectric layer opposite the first electrode; and

- a fourth electrode positioned adjacent to a surface of the second nontunable dielectric layer opposite the second electrode.
- A voltage tunable dielectric varactor assembly as recited in claim 14, wherein the capacitance between said first and second electrodes is less that 15. the capacitance between said first and third electrodes by a factor of at least about 20.
- A voltage tunable dielectric varactor assembly as recited in claim 14, wherein the tunable ferroelectric layer has a permittivity in a range from 16.

about 20 to about 2000, and a tunability in a range from about 10% to about 80% at a bias voltage of about 10 $V/\mu m$.

- 17. A voltage tunable dielectric varactor assembly as recited in claim 14, wherein the tunable ferroelectric layer comprises one of:
 - a tunable ferroelectric thick film;
 - a tunable ferroelectric bulk ceramic; and
 - a tunable ferroelectric thin film.
- 18. A voltage tunable dielectric varactor assembly as recited in claim 14, further comprising:
- a first plurality of additional non-tunable dielectric layers, wherein the third electrode is further positioned adjacent to a surface of each layer of the first plurality of additional non-tunable dielectric layers; and
- a second plurality of additional non-tunable dielectric layers, wherein the fourth electrode is further positioned adjacent to a surface of each layer of the second plurality of additional non-tunable dielectric layers.






FIG. 1




FIG. 2








FIG. 3












FIG. 8



Intel onal Application No PCT/US 99/26113

		, , , , , , , , , , , , , , , , , , ,	
A. CLASSII IPC 7	FICATION OF SUBJECT MATTER H01P1/18		
According to	o International Patent Classification (IPC) or to both national classifi	cation and IPC	
	SEARCHED		
Minimum do IPC 7	ocumentation searched (classification system followed by classification has been been been supported by classification system followed by clas	ition symbols)	·
Documental	tion searched other than minimum documentation to the extent that	such documents are included in the fields searched	
Electronic d	data base consulted during the international search (name of data t	pase and, where practical, search terms used)	
	ENTS CONSIDERED TO BE RELEVANT	relevant nassages Relevant to	o claim No.
Category °	Citation of document, with indication, where appropriate, of the	Gievain hassages	
A	KOZYREV A ET AL: "FERROELECTRIC NONLINEAR PROPERTIES AND APPLICA MICROWAVE DEVICES" IEEE MTT-S INTERNATIONAL MICROWA SYMPOSIUM DIGEST, US, NEW YORK, N' 1998, pages 985-988, XP00082213 0-7803-4472-3 figure 1	ATIONS IN AVE Y: IEEE,	
Α	US 5 745 335 A (WATT) 28 April 1998 (1998-04-28) column 3, line 50 -column 4, li figure 1	1,7,14 ne 31;	1
Α	EP 0 293 212 A (IWASAKI ELECTRI LTD.) 30 November 1988 (1988-11 column 4, line 18 - line 39; fi	-30)	1
		,	
X Fu	ther documents are listed in the continuation of box C.	Patent family members are listed in annex.	
"A" docum cons "E" earlier filing "L" docum which citati "O" docum othe	ment defining the general state of the art which is not sidered to be of particular relevance or document but published on or after the international globale ment which may throw doubts on priority claim(s) or this cited to establish the publication date of another ion or other special reason (as specified) ment referring to an oral disclosure, use, exhibition or or means ment published prior to the international filing date but the referring date claimed	"T" later document published after the international filing da or priority date and not in conflict with the application be cited to understand the principle or theory underlying to invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when document is combined with one or more other such documents, such combination being obvious to a person skin the art. "&" document member of the same patent family	one alone the
Date of th	e actual completion of the international search	Date of mailing of the international search report	
	3 February 2000	11/02/2000	
Name and	d mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax: (+31-70) 340-3016	Authorized officer Den Otter, A	

PCT/US 99/26113

C.(Continua Category '	ation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.
A	WO 94 13028 A (SUPERCONDUCTING CORE TECHNOLOGIES, INC.) 9 June 1994 (1994-06-09) page 24, line 17 -page 25, line 3 page 26, line 17 - line 20; figures 13,21		1,7,14
		·	

INTERNATIONAL SEARCH REPORT

Information on patent family members

Inter onal Application No PCT/US 99/26113

Patent document cited in search report		Publication date	Patent family member(s)		Publication date	
US 574533	5 A	28-04-1998	AU	3250097 A	21-01-1998	
00 57 .500			WO	9800871 A	08-01-1998	
			EP	0913001 A	06-05-1999	
EP 029321		30-11-1988	JP	1750370 C	08-04-1993	
El 023021		00 11 1000	JP	4040852 B	06-07-1992	
			JP	63296210 A	02-12-1988	
			JP	1814849 C	18-01-1994	
			JP	5025382 B	12-04-1993	
			JP	63296211 A	02-12-1988	
			AU	608607 B	11-04-1991	
			AU	1671088 A	01-12-1988	
			DE	3876498 A	21-01-1993	
			US	4807085 A	21-02-1989	
WO 941302	28 A	09-06-1994	US	5472935 A	05-12-1995	
,,,			AU	680866 B	14-08-1997	
			AU	5897394 A	22-06-1994	
		, .	CA	2150690 A	09-06-1994	
			EP	0672308 A	20-09-1995	
			FI	953834 A	14-08-1995	
			JP	8509103 T	24-09-1996	
			US	5694134 A	02-12-1997	
			US	5721194 A	24-02-1998	
			US	5589845 A	31-12-1996	

THIS PAGE BLANK (USPTO)